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ABSTRACT
Privatizing data is a useful strategy for increasing parallelism
in a shared memory multithreaded program. Independent
cores can compute independently on duplicates of shared
data, combining their results at the end of their computa-
tions. Conventional approaches to privatization, however,
rely on explicit static or dynamic memory allocation for du-
plicated state, increasing memory footprint and contention
for cache resources, especially in shared caches. In this
work, we describe CCache, a system for on-demand pri-
vatization of data manipulated by commutative operations.
CCache garners the benefits of privatization, without the in-
crease in memory footprint or cache occupancy. Each core
in CCache dynamically privatizes commutatively manipu-
lated data, operating on a copy. Periodically or at the end
of its computation, the core merges its value with the value
resident in memory, and when all cores have merged, the
in-memory copy contains the up-to-date value. We describe
a low-complexity architectural implementation of CCache
that extends a conventional multicore to support on-demand
privatization without using additional memory for private
copies. We evaluate CCache on several high-value applica-
tions, including random access key-value store, clustering,
breadth first search and graph ranking, showing speedups
upto 3.2X.
1. INTRODUCTION
As parallel computers and programming languages have
proliferated, programmers are increasingly faced with the
task of improving software performance through parallelism.
Shared-memory multithreading is an especially common pro-
gramming and execution model that is at the heart of a wide
variety of server and user applications. The value of the
shared memory model is its simple programming interface.
However, shared memory also requires programmers to over-
come several barriers to realize an application’s parallel per-
formance potential.
Synchronization and data movement are the key imped-
iments to an application’s efficient, parallel execution. To
ensure that data shared by multiple threads remain consis-
tent, the programmer must use synchronization (e.g., mutex
locks [21]) to serialize the threads’ accesses to the data. Syn-
chronization limits parallelism because it forces threads to
sequentially access shared resources, often requiring threads
to stop executing and wait for one another. Processors’ data
caches are essential to high performance, and the need to
manipulate shared data in cache requires the system to move
the data between different processors’ caches during an exe-
cution. The latency of data movement impedes performance.
Moreover, systems must use cache coherence [35] to ensure
that processors always operate on the most up-to-date ver-
sion of a value. Coherence protocol implementations cause
processors to serialize their accesses to shared data, further
limiting parallelism and performance.
Our work is motivated by an observation about synchro-
nization and data movement: while accesses to shared data
by different threads must be serialized, the order in which
those accesses are serialized is often inconsequential. In-
deed, in a multithreaded execution, the execution order of
such accesses may vary non-deterministically, potentially lead-
ing to different – yet correct – outcomes. We refer to opera-
tions with this permissible form of order non-determinism as
“commutative operations” (or COps) and the data that they
access as “commutatively accessible data” (or CData).
Recent work described COUP [42], which modified the
coherence protocol to exploit the commutativity of common
operations (e.g., addition, logical OR). While COUP is ef-
fective at improving parallelism for programs that use these
commutative operations, COUP has several important lim-
itations. COUP is limited to a small, fixed set of opera-
tions that are built into the hardware. If software uses even a
slightly different commutative updates (e.g., saturating addi-
tion, complex arithmetic) COUP is inapplicable and its per-
formance benefits are lost. Additionally, COUP tightly cou-
ples commutative updates to the coherence protocol, adding
a new coherence state, along with its attendant complexity
and need for re-verification.
This work describes a hybrid software/hardware approach
to exploiting the commutativity of COps on CData. We
describe CCache, which uses simple hardware support that
does not modify the cache coherence protocol to improve the
parallel performance of threads executing flexible, software-
defined commutative operations. Cores in CCache perform
COps to replicated, privatized copies of the same CData
without the need for synchronization, coherence, or data move-
ment. Threads that perform parallel COps on replicated CData
must eventually merge the result of their COps using an application-
specific merge function that the programmer writes, to com-
bine independently manipulated copies of CData. Merg-
ing combines the CData results of different threads’ COps,
effectively serializing the execution of the parallel COps.
CCache improves parallel performance through on-demand
privatization, creating a copy of CData on which each thread
may perform COps independently.
We describe extensions to a commodity multicore archi-
tecture that support CCache. CCache’s microarchitectural
additions have low complexity and do not interfere with crit-
ical path operations. CCache uses a simple set of ISA exten-
sions to support a programming interface that allows pro-
grammers to express COps and define, register, and execute
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a merge function. CCache requires commutatively manip-
ulated data and coherently manipulated data to be disjoint,
enabling efficient commutative updates with coherence pro-
tocol modifications. Coherent cache lines are handled by the
existing coherence protocol. Commutatively manipulated
lines never generate coherence actions and never match the
tag of an incoming coherence message. CCache thus avoids
the cost and complexity of a protocol change.
Section 6 evaluates CCache on a collection of benchmarks
including a key-value store, K-means clustering, Breadth-
first Search [4] and PageRank [10]. To illustrate the flexi-
bility of CCache, we implement variants of each benchmark
that use different, application-specific merge operations. Us-
ing direct comparisons to static data duplication and fine-
grained locking, our evaluation shows CCache improves the
single-machine, in-memory performance of these applica-
tions by upto 3.2x over an already optimized, parallel base-
line. Moreover, with half the L3 cache capacity, CCache
has a 1.07-1.9x performance improvement over static dupli-
cation.
To summarize, our main contributions are:
• The CCache execution model, which uses on-demand
privatization to improve parallel performance of com-
mutative shared data accesses.
• We present a collection of architecture extensions that
implement on-demand privatization in CCache without
affecting the coherence protocol.
• We port several important applications to use CCache’s
ISA extensions, including a key-value store, PageR-
ank, BFS, and K-means clustering.
• We implement static duplication and fine-grained lock-
ing implementations of our workloads, and we show by
direct comparison that CCache improves performance
upto 3.2X across applications.
2. BACKGROUND AND MOTIVATION
This section motivates the CCache approach to on-demand
privatization in hardware. We frame CCache with a discus-
sion of fine-grained locking and static data duplication, done
manually [11, 12] or with compiler support [28].
2.1 Locking and Data Duplication
Parallel code requires threads to synchronize their accesses
to shared data to keep the data consistent. Lock-based syn-
chronization requires threads to use locks associated with
shared data to serialize the threads’ accesses to the shared
data. The simplest way to implement locking in a parallel
program is to use coarse-grained locking (CGL). CGL as-
sociates one lock (or a small number of locks) with a large,
shared data structures. CGL makes programming simple be-
cause the programmer is not required to reason about the de-
tails of associating locks with each variable or memory loca-
tion. However, CGL can impede performance by serializing
accesses to unrelated memory locations that are protected by
the same lock. Fine-grained locking (FGL) is one response
to the performance impediment of CGL. FGL associates a
lock with each (or few) variables, eliminating unnecessary
serialization of accesses to unrelated data. The key problem
with FGL is the need for a programmer to express the map-
ping of locks to data, which is more complex for FGL than
for CGL, and is a source of errors. Figure 1 illustrates the
difference between FGL and CGL.
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Figure 1: Locking, Data Duplication, and CCache. CGL
permits little parallelism. FGL accesses are parallel for dif-
ferent locations. Accesses to duplicates (DUP) of a single
location are parallel. FGL and DUP incur space overhead for
locks/copies. Parallel updates to duplicates must be merged
(not shown). CCache allows parallel access to all locations
without space overhead.
2.1.1 Data Duplication
Data duplication (DUP) is a strategy for increasing par-
allelism by creating copies of a memory location that dif-
ferent threads can manipulate independently of one another.
To ensure the correctness of an execution that both reads
and writes duplicated data, the program must, at some point,
combine the results computed by the different threads. Func-
tional reductions [28, 16, 15] and symbolic parallel updates [32,
31, 9] combine the result of each thread’s computation on
its duplicated copy of the data. Reduction applies a (usu-
ally) side-effect-free operation to all of the copies producing
a single, coherent output value. Some prior work has stat-
ically replicated data using compiler and runtime support,
parceling copies out to threads and merging them with a re-
duction [28, 16, 15, 31]. Other prior work has used hardware
support for speculation to effectively duplicate data [17, 9].
DUP is highly effective, especially when threads can in-
dependently perform many operations on their copy of the
data. Duplication improves parallel performance by elimi-
nating serialization due to synchronization (i.e., locking) and
cache coherence, both of which hinder FGL and CGL. In-
stead, the reduction computes a result that is equivalent to
some serialization of the independent computations.
Despite its benefits, DUP has several drawbacks. Du-
plicating data increases the application’s memory footprint.
The increase in footprint leads to higher LLC occupancy and
miss rate. Efficiently laying out and distributing duplicated
data is difficult; we discuss this programming difficulty of
data duplication in the context of our benchmarks in Sec-
tion 5. Anecdotally, we found static data duplication more
difficult to get right than FGL, forcing us to simultaneously
reason about consistency, locality, and false sharing.
Our main insight is that data duplication and locking both
have merits and drawbacks: data duplication increases par-
allelism at a cost in memory and LLC misses; locking de-
creases parallelism and makes programming complex, but
does not degrade LLC performance or increase the memory
footprint. Our work aims to capture the “best of all worlds”:
the complexity and occupancy in the LLC and memory of
CGL (or FGL), and the increased parallelism of DUP. As
Figure 1 shows, CCache, our novel programming model and
architecture, dynamically privatizes and later merges data
without the need for the programmer to tediously lay out
and manage in-memory copies. Additionally, our mecha-
nism can use the same merge function as defined for DUP.
Hence, CCache applies generally, to all cases where static
DUP is possible. Section 3 describes the new CCache ap-
proach at a high level and Section 4 describes our program-
ming model and architecture.
3. CCache: ON-DEMAND PRIVATIZATION
CCache is a new programming and execution model for
a parallel program that uses on-demand data duplication to
increase parallel access to data (CData) that are manipulated
by commutative operations (COps). When several cores ac-
cess the same CData memory locations using COps, the data
are privatized, providing a copy to each core. After privati-
zation, the cores can manipulate the CData in their caches in
parallel without coherence or synchronization. When a core
finishes operating on CData location, it uses a programmer-
defined merge function to merge its updated value back into
the multiprocessor’s closest level of shared storage (i.e., the
LLC or memory). When all cores have merged their priva-
tized copies, the result is the equivalent to some serialization
of the cores’ parallel manipulations of the CData.
We describe the operation of CCache, assuming a base-
line multicore architecture with an arbitrary cache hierarchy.
In Section 4 we describe a concrete architectural incarnation
of CCache. There are two parts to CCache. We first define
COps and CData and show how on-demand data duplication
increases parallelism. Then we describe what CCache does
when a core executes a COp to a CData memory location.
Last, we describe what a CCache core does when its com-
mutative CData computation completes.
3.1 Executing Commutative Operations in Parallel
CCache increases the parallel performance of a program’s
commutative manipulations of shared data. Operations to a
shared memory location by different cores are commutative
with one another if their execution can be serialized in either
possible execution order and produce a correct result. Fig-
ure 2 shows a simple program in which two cores increment
a shared counter variable x. The figure illustrates that these
operations are commutative – the arbitrary serialization of
the loop’s iterations and the coarse serialization produce the
same result at the end of the execution. Any other serializa-
tion of the updates to x yield the same result.
CCache increases a core’s parallel performance running
operations that access memory commutatively (COps) by
automatically, dynamically duplicating the memory being
accessed. CCache requires the programmer to explicitly iden-
for(1..10){
  x++
}
x++
Result: x==20
Merge(Src,Mod,Mem){
  *Mem =
    *Mem+(*Mod - *Src)}
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x is shared, initially 0. x’, x’’, s1, and s2 are core local.
Figure 2: Three Ways to Serialize Commutative Updates.
tify which memory operations in the program access data
commutatively (COps). The COps defined in CCache are
the CRead and the CWrite operations. A CRead or a CWrite
operation creates two copies of memory location it is ac-
cessing, the first is the core-local source copy, which the
core preserves. The second copy is the core-local update
copy, which the core uses to perform its computation, in-
stead of referring directly to the location in memory. Each
core executes its COps independently on a privatized copy
of the shared CData, and then merges the resulting priva-
tized copies, producing a result that is equivalent to some
serialization. We discuss merging in Section 3.2.
Figure 2 shows how duplication improves parallelism in
the CCache-like “privatize & merge” serialization depicted.
The two cores privatize the value of x by preserving its source
value into the abstract storage locations s1 and s2 and copy-
ing x into core-local, abstract storage locations x′ and x′′.
The cores then independently execute their loops, updating
their private copies. Note that this “privatize & merge” ex-
ecution model for manipulating commutative data does not
specify where to put the abstract storage for the copies. To
simplify our exposition, we show data copies in named vari-
ables in the figure, but CCachedoes not use explicit, named
copies. As Section 4.1 describes, CCache stores the up-
dated copy in the core’s private cache, and its source copy
in a new hardware structure called the source buffer. Archi-
tecture support for privatizing data is crucial, avoiding the
memory overhead of statically allocated copies and the time
overhead of dynamically allocating copies in software.
3.2 Merging Updates to Privatized Data
A merge function in CCache is a programmer-provided,
application-specific function that uses a core’s updated value,
saved source value, and the in-memory value to update the
in-memory copy. Merging is a partial reduction [28, 15, 16]
of a core’s value and the in-memory copy.
A typical merge function examines the difference between
the source copy and the update copy to compute the update
to apply to the memory copy. The merge function then ap-
plies the update to the memory copy, reflecting the execution
of the core’s COps. When a set of cores that are commuta-
tively manipulating data have all applied their merge func-
tions, the data are consistent and represent a serialization of
the cores’ updates.
The flexibility of a software-defined merge function is one
of the most important, novel aspects of CCache, allowing its
applicability to a broad variety of applications, and allowing
applications (and their merge functions) to evolve with time.
Possible software merge functions in CCache include, but
are not limited to complex multiplication, saturating or thresh-
olding addition, arbitrary bitwise logic, and variants using
floating- and fixed-point operations. CCache also supports
approximate merge techniques. An example of an approx-
imate merge is to dynamically, selectively drop updates ac-
cording to a programmer-provided binomial distribution, sim-
ilar to loop perforation [34]. Each of these merge func-
tions is represented in a benchmark that we use to evalu-
ate CCache in Section 6. We emphasize that CCache is a
stark contrast to a system with fixed, hardware merge oper-
ations [42], which are less broadly applicable and unable to
evolve to changing application needs.
Figure 2 shows how merging produces a correct serial-
ized result. After a core complete its update loop, it executes
the programmer-provided merge function shown. The pro-
grammer writes the merge function with the knowledge of
the updates applied by the threads in their loops – the ex-
ecution applies a sequence of increments to x. The merge
function computes the update to apply to memory. In this
example, the update is to add to the memory value the dif-
ference between the core’s modified value and the preserved
source value. To apply the update, the merge function adds
the computed difference to the value in memory. After both
cores execute their merge function, x is in a consistent final
state, equivalent to both the arbitrary and the coarse-grained
serialization.
3.2.1 Synchronization and Merging
Parallel merges to the same location must be serialized
for correctness and the execution of each merge to a loca-
tion must be atomic with respect to that location. Such per-
merge synchronization ensures that each subsequent merge
sees the updated memory result of previous merges ensur-
ing the result is a serialization of atomically applied updates.
Section 4 describes how our CCache architecture serializes
merges.
In addition to serialized, atomic merges, the programmer
may sometimes need a barrier-like merge boundary that pauses
every thread manipulating CData until all threads have merged
all CData. A program needs a merge boundary when it is
transitioning between phases and the next phase needs re-
sults from the previous phase. A programmer can imple-
ment a merge boundary by executing a standard barrier, pre-
ceded by an explicit CCache merge operation in each core
that merges all duplicated values. If each core executes the
CCache merge operation and then waits at the barrier, the
merge boundary leaves all data consistent. Note that when
such a barrier is needed in CCache, it would also be needed
in a conventional program and CCache imposes no addi-
tional need for barrier synchronization.
3.3 Example: A CCache Key-value Store
We illustrate how CCache’s on-demand data duplication
idea increases parallelism with an example. Figure 3 shows
a key-value store manipulated by two cores. The program
keeps a lookup table KV indexed by key, containing integer
values that the cores increment. We use CRead and CWrite
operations that perform on-demand data duplication. The
merge function takes the source value at the time it was first
read and privatized by the CRead, the updated value, and the
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Core 1IncKey(key){
 v = CRead(KV[key])
 v++
 CWrite(KV[key],v)
}
IncKey(0)
IncKey(1)
IncKey(1)
IncKey(2)
IncKey(1)
IncKey(2)
Both cores update KV[1] in parallel
Merge(src,upd,mem){
 mem += 
  upd - src
}
1
Merging leaves memory consistent
1
Figure 3: A Key-value Store Executing with CCache.
Cores execute the key updates shown. Time goes top to
bottom for the execution at left and state updates at right.
The state at right shows the cores’ source copies, Src, the
cores’ updated copies, Upd, and the in-memory copy, Mem.
Data are not statically duplicated; cores privatize them on-
demand. The merge step applies the merge function to all
entries in KV (not shown).
shared memory value. The merge function adds the differ-
ence between the updated value and the source value to the
memory value.
The figure reveals several important characteristics of CCache.
First, the figure shows how CCache obviates duplicating KV.
Instead, cores copy individual entries of KV on-demand into
the Src and Upd copies. Second, the example shows that
by privatizing KV[1], the cores can independently read and
write its value in parallel. Third, the figure shows that core 1
has locality in its independent accesses to its privatized copy
of KV[1]. Fourth, the figure shows that the serialized exe-
cution of the merge functions by each core installs correct,
consistent final values into shared memory.
4. CCache ARCHITECTURE
We co-designed CCache as a collection of programming
primitives implemented in a commodity multicore architec-
ture. We assume a base multicore architecture with core-
private L1 and L2 caches and a shared last-level cache (LLC)
with a directory-based, MESI cache coherence protocol.
The CCache programming interface includes operations
for manipulating and merging CData, which are summarized
in Table 1. We implement the CCache programming prim-
itives directly as ISA extensions using modifications to the
L1 cache and a dedicated source buffer that manages source
copies of CData. We add support for CCache maintain a
collection of merge functions and associate each CData line
with its merge function. Figure 4 shows the structures that
we add to our base architecture design. Beyond the basic
CCache design, we improve the performance of merging
with an optimization that improves locality and eliminates
unnecessary evictions.
4.1 CRead and CWrite
We introduce c_read and c_write operations that access
Figure 4: The architectural modifications for CCache
CCache Primitive Operation
merge_init(&fn,i) Stores pointer to merge function fn into MFR i
c_read(CData,i) Read CData into src. buff. & L1, set CCache bit,
set merge type to i
c_write(CData,v,i) Read CData into src. buff. on miss, write v in L1,
set CCache bit if unset, set merge type to i
rd_mreg(reg,i) Return word i of merge register reg
wr_mreg(reg,v,i) Write v into word i of merge register reg
soft_merge(core) Set mergeable bit in L1 for each valid source buffer entry
merge(core_id) For each valid source buffer entry, populate merge registers,
lock LLC line, call line’s merge function from MFRF, copy
memory merge register to LLC, flash clear source buffer,
unset CCache bit, unlock LLC line.
Table 1: CCache programming primitives.
CData in a similar way to typical load and store instructions.
When a core executes a c_read or c_write operation, it
loads the data into its L1 cache, as usual, but does not per-
form any coherence actions for the involved line. The core
also need not acquire any lock before accessing CData with
a c_read or c_write.
To track which lines hold CData, we add a single CCache
bit to each line in the L1 cache. When a c_read or a c_write
accesses a line for the first time (i.e., on an L1 miss), the
core sets the line’s CCache bit. We also add a field to each
cache line that describes the merge type of the data in the
line. The merge type field determines which merge func-
tion to call when merging a line’s CData (Section 4.2). The
size of the merge type field is the logarithm of the number
of different merge functions in the system. An implementa-
tion using two bits (i.e., four merge functions) is reasonably
flexible and makes the merge type field’s hardware overhead
very low.
To allow for update-based merging, CCache must main-
tain the source copy, updated copy, and memory copy, as
described in Section 3.2. CCache uses the L1 cache itself
to maintain the updated copy and keeps the memory copy in
shared memory as usual.
To maintain the source copy of a line accessed by a c_read
or c_write we add a dedicated hardware structure to each
core called the source buffer. The source buffer is a small,
fully associative, cache-like memory that stores data at the
granularity of cache lines. Figure 4 illustrates the source
buffer in the context of the entire core. When a c_read or
c_write experiences an L1 miss, CCache copies the value
into an entry in the source buffer in parallel with loading the
line into the L1.
4.2 Merging
The programmer registers a programmer-defined merge
function for a region of CData using CCache’s merge_init
operation. At a merge point, the system executes the merge
function, passing as arguments the memory, source, and up-
dated value of the CData location to be merged. The result of
a merge function is that the memory copy of the data reflects
the updates executed by the merging core before the merge.
The signature of a merge function is fixed. A merge func-
tion takes pointers to three 64-byte values: the source and
updated values are read-only inputs and the memory value
acts as both an input and an output. The merge function must
read and write these values using the rd_mreg and wr_mreg
CCache operations depicted in Table 1.
Registering Merge Functions To implement merging, we
add a merge function register file (MFRF) to the architec-
ture to hold the addresses of merge function. We add a
merge_init ISA instruction that installs a merge function
pointer into a specified MFRF entry. The size of the MFRF
is dictated by number of simultaneous CData types in the
system. A four entry MFRF allows four different merge
types and requires only two merge type bits per cache line
to identify a line’s merge function.
Executing a Merge Function CCache runs a merge func-
tion at a merge operation. Table 1 shows CCache’s two va-
rieties of merge - soft_merge and merge. We discuss the
basic merge instruction here and defer discussion of the op-
timized soft_merge to Section 4.3.
A merge merges all of a core’s CData: the executing core
walks the source buffer array and executes a merge for each
valid entry. To execute a merge for a line, the core first locks
the corresponding line in the LLC, preventing any other core
from accessing the line until the merge completes. To pre-
vent deadlock, a merge function can access only its source,
updated, and memory values. Allowing arbitrary access to
LLC data could cause two threads in merge functions to wait
on one anothers’ locked LLC lines.
After locking the LLC line, the core next prepares the
source, updated, and memory values for the merge. To pre-
pare them, the core copies the value of each into its own,
dedicated, cache-line-sized merge registers, that we add to
the core (see Figure 4). After preparing the merge registers,
the core calls the merge function and as it executes, rd_mreg
and wr_mreg CCache operations that refer to the memory,
updated, and source copies of CData access the copies in
the merge registers. After the merge function completes,
the core moves the contents of the merge register that cor-
responds to the memory copy of the merged line and into
the L1 and triggers a write back to the LLC. Additionally,
the source buffer line is invalidated and the CCache bit is re-
set to zero. The core then unlocks the LLC line, completing
the merge. The entire sequence of steps during merging is
shown in the flowchart in Figure 5.
Serialization and Merge Functions. A merge instruction
serializes accesses to each merged LLC line by individually
locking and unlocking them. The merge does not enforce
the atomicity of a group of merge operations to different
lines in the source buffer. Only individual lines’ merges
are atomic. For coarser atomicity, the programmer should
use locks and barriers as usual. Note that any situation in
CCache that calls for a lock or barrier would require at least
the same synchronization (or more) in a non-CCache pro-
gram because such a point requires results to be serialized,
regardless of the programming model.
Figure 5: Merging a Source Buffer Entry.
4.3 Merge Optimizations
merge operations incur the cost of merging all of a core’s
CData, including merge function execution and write back
to the LLC. We applied two optimizations to CCache to re-
duce the cost of merge operations. First, we introduce a new
instruction, soft_merge, that delays the merge and write
back of CData lines for as long as possible. Second, we per-
form the merge operation described above only when a core
updates a CData line.
soft_merge works by setting a CData line into a new
mergeable state and delaying the merge of the line’s contents
with the in-memory copy until the line’s eviction from the
L1 cache and source buffer. To track lines in the mergeable
state, we add a new mergeable bit per cache line in the L1,
which is depicted in Figure 4. A soft_merge operation sets
a line’s mergeable bit, indicating that it is ready to merge.
When a core must evict from L1, lines with their CCache and
mergeable bits are candidates for eviction. (Recall that lines
with only their CCache bit set cannot be evicted.) When a
mergeable line is selected for eviction, the core first executes
the merge procedure (from Section 4.2) for the line and then
evicts it. A c_read or c_write to a mergeable line resets
the line’s mergeable bit to prevent the line from being evicted
during subsequent commutative updates. These c_read or
c_write operations enjoy additional locality in the source
buffer and the L1 cache, compared to our unoptimized im-
plementation.
The second optimization is to not perform merge opera-
tions for clean CData lines because merging an unmodified
copy would not affect the in-memory result. CCache checks
a line’s L1 dirty bit to decide whether a merge operation
is required. CData lines which are candidates for eviction
(ie. mergeable bit set) and do not have their dirty bit set can
be silently evicted from the L1 cache and removed from the
source buffer.
4.4 Correctness
CCache does not require modifications to the cache co-
herence protocol, avoiding a major source of complexity and
verification cost. The cache coherence protocol operates as
usual for non-commutatively, coherently manipulated lines.
CCache does not require sending any new coherence mes-
sages because a core never generates a coherence messages
for a line with its CCache bit set. CCache also does not
require a core to specially handle any incoming coherence
message because no incoming coherence message can ever
refer to a line of CData. A coherence messages cannot re-
fer to a CData line because a CData line can only ever be
manipulated by a CRead or CWrite operation with the line’s
CCache bit, which never generates any coherence messages.
CCache affects the cache’s replacement policy because
CData are not allowed to be evicted. CCache must ensure
that data accessed without coherence by a c_read or c_write
are merged before being evicted. However, CCache cannot
simply merge on an eviction because words from the line
might be modified in registers. If such a line were evicted
along with its source buffer entry, then when the register
value was written back using a c_write operation, the source
buffer entry would no longer be available. Furthermore, the
in-memory value may have changed (due to writes by other
cores) by the time of the c_write. The absence of a source
value and potential for changes to the memory copy in this
situation precludes the eviction, and CCache conservatively
prohibits all evictions of data with their CCache bit set.
A program cannot access more cache lines using COps
than there are ways in the cache without an intervening merge.
If there are w ways in the cache, CCache will deadlock af-
ter w+ 1 COps if all accessed data map to the same cache
set. Consequently, the programmer needs to carefully ensure
that their program accesses at most w−1 distinct cache lines
without an intervening merge. A limit of w− 1 guarantees
that in the worst case, when all accesses map to the same
cache set, one way in the set is always available for coher-
ent data, access to which may be required to make progress.
In systems with SMT, hardware threads evenly divide cache
ways for CData. While somewhat limiting, this program-
ming restriction is similar to recent, wide-spread hardware
transactional memory proposals [40, 1].
We assume CData are cache line aligned and that lines
containing CData are only ever accessed using a c_read
or c_write instruction. We require the programmer or the
compiler to add padding bytes to these aligned CData vari-
ables to ensure that a cache line never contains both CData
and normal data bytes. This restriction prevents operations
other than c_read and c_write operations from accessing
CData lines.
4.5 Commutativity of the Merge Function
In CCache, the programmer is solely responsible for the
correctness of merge functions. The key to writing a merge
function is to determine what update to apply to the in-memory
copy of the cache line, given the updated copy, and source
buffer copy. Merge functions are often arithmetic and com-
puting and applying the update is simple. We have written
many such cases (e.g., addition, minimum) that can be used
as a library with little programmer effort.
A modestly more complex case is a commutative update
with a conditional that depends on the values of the CData.
In this case, the programmer must ensure that the merge
function’s conditional observes the in-memory copy of the
value, rather than the updated copy. An example of such a
program might randomly access and increment an array of
integers up to a maximum. A simple merge for integer ad-
dition adds the difference between the source value and the
updated value to the in-memory value. To enforce a maxi-
mum, the merge function must also assess whether applying
the update would exceed the maximum and, if so, update the
in-memory copy to the maximum only.
4.6 Handling Context Switches and Interrupts
CCache cannot evict CData from the cache without merg-
ing. However, at an arbitrarily timed context switch or inter-
rupt, a program may be using CData (i.e., in registers), mak-
ing a merge impossible. There are two options for handling
these events. The first option is to delay the context switch or
interrupt until after a soft_merge executes for each CData
line. At such a point, the architecture can safely execute the
merge function for each CData line and then execute the con-
text switch as usual. The main drawback to this approach is
the need to delay context switches and interrupts, which may
not be possible or desirable in some cases. Additionally, the
delay is unpredictable, depending on the number of CData
lines and the timing of merge operations.
An alternative is to save cached CData and source buffer
entries with the process control block before the context switch.
When switching back, a process must restore its CData and
source buffer entries. This approach eliminates the delay
of waiting to merge, but increases the size of process state.
With an 8-way L1 and an 8-entry source buffer a process
must preserve at most 1KB of state — a managable over-
head for infrequent and already-costly context switches.
4.7 Area and Energy Overheads
We used CACTI [26] to quantify the overhead in extend-
ing the microarchitecture for CCache. We observed that the
energy and area overhead of adding tracking bits to each
cache line in the L1 cache and LLC would be negligible. A
32 entry, fully associative source buffer would occupy 0.1%
the area of the Last Level Cache. The energy of reading and
writing data from a source buffer of this size would be 6.5%
of the energy of accessing the LLC. We assumed a 32nm
process for all the caches in the system.
5. EXPERIMENTAL SETUP
In this section we describe the simulation setup we used
to evaluate CCache. We built our simulation infrastructure
using PIN [24]. To measure baseline performance, we de-
veloped a simulator that modeled a 3-level cache hierarchy
implementing a directory-based MESI coherence protocol.
To measure the performance of CCache, we extended the
baseline simulator code to model CCache’s architectural ad-
ditions. Our CCache simulator modeled incoherent accesses
to CData, an 8-entry source buffer and a modified cache re-
placement policy that excludes CData. We also modeled
the cost of executing merge functions in software, including
the cost of accessing the merge registers and the LLC. Our
model does not include the latency incurred due to waiting
on locked LLC lines, but concurrent merges of the same line
are rare and this simplification is unlikely to significantly
alter our results. Table (2) describes the architectural param-
eters of our simulated architectures.
Processor 8-cores. Non-memory instructions: 1 cycle
L1 cache 8-way, 32KB, 64B lines, 4 cyc./hit
L2 cache 8-way, 512KB, 64B lines, 10 cyc./hit
Shared LLC 16-way, 4MB, 64B lines, 70 cyc/hit
Main memory 300 cyc./access
Source buffer fully assoc. 512B per-core, 64B lines, 3 cyc./hit
Merge Latency 170 cycles incl. LLC round-trip
Table 2: Simulated Architecture Parameters.
5.1 Benchmarks
To evaluate CCache, we manually ported four parallel ap-
plications that commutatively manipulate shared data to use
CCache: a Key-value Store, K-Means clustering , Page Rank
and BFS. For each benchmark, we also implemented two
variants: one that uses fine-grained locks to protect data and
the other statically duplicates data. The following subsec-
tions provides a brief overview of the operation of each ap-
plication.
Key-Value Store A key-value store is a lookup table that
associates a key with a value, allowing a core to refer to
and manipulate the value using the key. In our Key-value
Store benchmark, 8 cores increment the values associated
with randomly chosen keys. We used COps to implement
the updates because increments commute. We set the total
number of accesses to random keys to 16 times the number
of keys, which we varied in our experiments from 250,000
to 4,000,000. Our DUP scheme creates a per-thread copy
of the value array. The merge function computes the differ-
ence between the updated copy and the source copy and adds
the difference to the memory copy. We use the same merge
function for both CCache and DUP.
K-Means K-Means is a popular clustering algorithm. The
algorithm assigns a set of n m-dimensional vectors into k
clusters with the objective of minimizing the sum of dis-
tances between each point and its cluster’s center. The al-
gorithm iteratively assigns each point to the nearest cluster
and then recomputes the cluster centers. To restrict simula-
tion times, we fix the number of iterations of the algorithm.
Our DUP implementation is based on Rodinia’s [14] static
data duplication scheme, which creates a per-thread copy the
cluster center data structure. For the CCache implementa-
tion, we made the cluster centers CData and used COps to
manipulate them. The merge function for both CCache and
DUP does a component-wise addition of weights on point
vectors in a cluster.
The results for K-Means also highlights the need for our
soft-merge optimization (described in section 4.3). The clus-
ter centres stored in CCache experience high reuse over the
course of the application. While a naive implementation of
CCache would require the CData to be merged after every
iteration, the soft-merge optimization can exploit the local-
ity in CData by delaying the merge operation until CCache
becomes full. We discuss the benefit of this optimization in
further detail in Section 6.4
Page Rank Page Rank [10] is a relevance-based graph node
ranking algorithm that assigns a rank to a node based on
its indegree and outdegree. As the algorithm computes the
rank recursively, the data structure that contains each node’s
rank is shared among all the threads. A naive DUP imple-
mentation would allocate each thread a private copy of the
entire node rank data structure. Instead, we wrote an opti-
mized data duplication implementation that partitions nodes
across threads and creates only one duplicate. One copy of
the structure holds the current iteration’s updates while the
other copy is a read-only copy of the result of the previous
iteration. These copies are then switched at the end of ev-
ery iteration. For the CCache version, we made the node
rank data structure CData and manipulated it using COps.
To test Page Rank on varied inputs, we used three inputs
generated by the Graph500 [27] benchmark input generator
using the RMAT, SSCA, and Random configurations. The
merge function adds an iteration’s update to the global rank.
Breath First Search (BFS) Breadth First Search is a graph
traversal order that forms an important kernel in many graph
applications. For our evaluations, we used the BFS kernel of
the Betweeness Centrality application from the GAP bench-
mark suite [4]. The implementation uses a bitmap to effi-
ciently represent the edges linking successors from a source
vertex. The original implementation uses a Compare-and-
Swap to atomically set an entry in the bitmap. We replaced
the atomic operations with fine grained locks that matched
the update granularity of the set operation in our FGL ver-
sion. For the DUP version, we used an optimization that
avoids privatization of the entire bitmap. Instead, we store
all the updates from a thread in a thread-local dynamically
sized container and apply these updates atomically during a
merge operation at the end. For the CCache version, we sim-
ply marked the bitmap as CData and used COps to set loca-
tions of the bitmap. The CCache merge function performs a
logical OR of all the privatized copies. We evaluated the four
versions on kronecker and uniform random graphs provided
in the GAP benchmark.
Duplication Strategies Porting code from fine-grained lock-
ing to a memory-efficient DUP version is a non-trivial task.
We used an optimized DUP strategy for Page Rank because
it was inefficient to replicate the entire rank array across
all threads. Similarly, we avoid naive replication in BFS
because the size of the bitmap makes creating thread-local
copies infeasible. By contrast, in K-Means, we observed that
replicating the data structure storing cluster centers did not
drastically increase memory footprint. As a testament to the
complexity of efficient duplication, we found that Rodinia’s
K-Means implementation suffered from high false sharing.
The Key-value Store imposes an application-level constraint
on duplication: partitioning is not a good match because any
core may access any key. In our experiments, it was rea-
sonable to duplicate the table across all cores. In general,
making decisions about how to duplicate data requires dif-
ficult, application-dependent reasoning. CCache eliminates
the need for such subtle reasoning about data duplication,
instead, just requiring the programmer to use COps.
6. EVALUATION
We evaluated CCache to show that it improves perfor-
mance compared to fine-grained locking (FGL) and data du-
plication (DUP) scalably across working set sizes. We show
that CCache improves performance compared to static du-
plication even with fewer hardware resources. We also char-
acterize our results to show they are robust to architectural
parameters.
6.1 Performance
Figure 6 shows CCache’s performance improvement for
each benchmark compared to DUP and FGL for an 8 core
system. Our key result is that CCache improves performance
by upto 3.2x compared to FGL and by upto 10x compared
to DUP across all benchmarks. To characterize how our per-
formance results vary with input size, we experimented with
inputs ranging from 25% of the L3 cache size up to 400%
of the L3 size. We report the performance improvement of
DUP and CCache versions relative to the FGL version at
each input size.
CCache hits the L3 capacity at a larger input size than
FGL (which stores locks with data in the L3) and DUP (which
stores duplicated data in the L3) because CCache’s on-demand
duplication improves L3 utilization. We evaluated the im-
provement by cutting CCache’s L3 capacity in half (i.e.,
giving CCache a 2MB L3) and comparing its performance
to DUP with a full sized L3 (i.e., DUP has 4MB of L3). Fig-
ure 7 compares CCache’s and DUP’s performance when run
on an input matching the LLC capacity. CCache is able to
provide performance improvements ranging from 1.1X for
Pagerank and KV-Store, 1.19X for K-Means, to 1.91X for
BFS with half the L3 cache size. CCache on-demand dupli-
cation is a marked improvement over DUP.
Table 3 shows the peak memory overhead of different ver-
sions of our benchmarks when run on an input with working
set size equal to LLC capacity. We used a mixture of static
and dynamic reasoning to estimate the maximum amount
of memory a version might use. The memory overhead for
FGL seems to be consistently the largest for all benchmarks.
This is because of the overhead of storing fine grained locks
which results in more memory than the statically duplicat-
ing the data structure across different threads. However, in
practice, we observed that the FGL version had fewer L3
misses than the DUP version since most of benchmark had
significant sharing and, hence, didn’t incur the peak over-
head of FGL. The data shows that the low memory overhead
of CCache helps improve performance compared to FGL
and DUP.
App FGL DUP CCACHE
Key-Value Store 12X 8X 1X
Page Rank 1.91X 1.09X 1X
K-Means 1X 1X 1X
BFS 5.2X 4.9X 1X
Table 3: Memory Overhead of FGL and DUP normalized
to CCache
6.2 Characterization
We collected additional data to characterize the perfor-
mance difference between CCache, FGL, and DUP. The data
suggest that reductions in invalidation traffic and L3 misses
contributed to the systems’ performance differences.
DUP vs. FGL Our performance results show that CCache
consistently outperforms the FGL and DUP versions at larger
working set sizes. However, the performance of FGL and
DUP does not show a consistent trend across applications.
For Page Rank, Key-Value Store and K-Means DUP out-
performs FGL by eliminating serialization caused by fine-
grained locking and coherence traffic generated by exchange
of critical sections. In BFS, DUP’s performance suffers be-
cause of the overhead of duplicating data across different
cores. These results illustrate the tensions between serializa-
tion and coherence traffic incurred by fine-grained locking
and the increase in memory footprint by data duplication.
Page Rank. Figure 8a shows the number of directory mes-
sages issued per 1000 cycles for our three versions when run
on the random graph input. The reduction in directory ac-
cesses in CCache compared to the FGL and DUP versions
explains the speedup achieved by CCache. The Further, the
increase in directory accesses of DUP with larger working
sets corresponds with the reduced performance improvement
provided by DUP for large working sets. We also observed
a decrease in the number of L3 misses incurred by CCache
compared to DUP and FGL, which could also contribute to
CCache performance improvement. Note that CCache was
able to outperform our highly optimized DUP implementa-
tion for larger, more realistic working set sizes without im-
posing the burden of efficient duplication on the program-
mer.
Key-value Store. Figure 8b shows the fraction of L3 misses
per 1000 cycles for FGL, DUP and CCache. The main re-
sult is that CCache’s performance improvement for Key-
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(c) BFS (Kronecker)
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Figure 6: Performance comparison of CCache and DUP relative to FGL.
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Figure 7: CCache outperforms DUP with 50% of L3.
value Store corresponds to the reduction in L3 misses. The
data also shows that CCache incur fewer L3 misses (2.5–
3X fewer) than DUP and FGL when the working set size
matches LLC capacity, further illustrating that CCache bet-
ter utilizes the LLC. We also observed a consistent reduction
in the number of invalidation signals issued in CCache com-
pared to FGL. The reduction in invalidation traffic also likely
contributes to CCache’s 2.3X performance improvement.
BFS Figure 8c shows the invalidation traffic per 1000 cycles
for FGL, DUP, CCache and atomics versions. The result
shows a significant reduction in invalidation traffic in the
DUP and CCache versions compared to FGL and atomics
versions. The difference in the normalized invalidation traf-
fic across different working set sizes corresponds with the
performance improvement of CCache over FGL and atom-
ics. We also observed that CCache and atomics incurred
about the same number of L3 misses which was substan-
tially fewer than those incurred by FGL and DUP. This could
explain the bigger performance gap of CCache over FGL
and DUP compared to atomics. CCache provides the perfor-
mance benefits of atomic instructions while being more gen-
erally applicable to a variety of commutative updates. We
discuss CCache’s generality in more detail in Section 6.3
K-Means. Figure 8d shows the invalidation traffic normal-
ized to cycle count for the three versions when run on the
floating point dataset, illustrating the likely root of CCache’s
performance improvement for K-Means. CCache has less
coherence traffic than FGL because CCache operates on pri-
vate duplicates when FGL must synchronizes and make up-
dates globally visible. FGL requires coherence actions to
keep both locks and data coherent, which CCache need not
do. CCache also had fewer coherence actions than DUP for
K-Means because CCache’s merge differs from DUP’s. Dur-
ing a DUP merge, one thread iterates over all cores’ copies
of the data, to produce a consistent result. The merging core
incurs a coherence overhead to invalidate the duplicated data
in every other core’s cache. After the merge, each core that
had its duplicate invalidated must re-cache the data, incur-
ring yet more coherence overhead. CCache cores avoid the
coherence overhead by manipulating data in their L1s and
merging their own data.
6.3 Support for Diverse Merge Functions
To demonstrate CCache’s flexibility in supporting arbi-
trary merge functions, we implemented a saturating counter
and complex number multiplication version of Key-Value
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Figure 8: Characterization. (a) Normalized Directory accesses for Page Rank (b) Normalized L3 cache misses for Key-Value
Store and Normalized Invalidation messages for (c) BFS and (d) K-Means.
Store and an approximate merge version of kmeans. In the
saturating counter benchmark, CCache’s merge function re-
duces privatized copies up to a threshold. For complex mul-
tiplication, the merge function complex-multiplies privatized
copies. We showed that CCache also flexibly supports ap-
proximate computing by writing an approximate merge func-
tion for K-Means. The approximate merge version discards
updates for some points in a dataset, which does not signif-
icantly alter cluster centers. We randomly dropped 10% of
a core’s merge operation, which leads to 20% degradation
in the intra-cluster distance metric. In some cases, quality
degradation is tolerable and CCache allows the programmer
to make such a quality-performance trade-offs. Our evalua-
tion showed that CCache provides a speedup over FGL and
DUP similar to the baseline versions of these three appli-
cations (Figure 6). The results show that CCache’s perfor-
mance benefits are not restricted only to applications with
only simple commutative operations and can be extended to
arbitrary commutative updates.
6.4 Characterizing the Merge-on-evict Optimization
By default CCache uses the merge-on-evict and dirty-merge
optimizations (Section 4.3). We studied the benefit of these
optimizations by re-running our benchmarks without the op-
timizations and comparing to the performance with the op-
timization. Both optimizations did not significantly improve
the performance of un-optimized CCache because merge func-
tions comprise only a small fractions of total cycles executed
for all our benchmarks.
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Figure 9: Merge-on-Evict reduces Source Buffer Evic-
tions
While the optimizations did not improve the performance
of a baseline CCache implementation, they are essential for
improving performance over DUP and FGL versions. The
merge-on-evict optimization improves locality at the source
buffer, requiring fewer merges and, consequently, reduced
locking of LLC lines. Figure 9 shows the reduction in source
buffer evictions by out merge-on-evict optimization com-
pared to a CCache implementation without the optimization.
The optimization reduced the number of evictions by 2.2X in
BFS and 409.9X in K-Means. The increased source buffer
locality makes CCache a more efficient alternative to data
duplication than DUP. We also evaluated the performance
benefits of the dirty-merge optimization. The optimization
reduces the number of merges required by only merging data
updated by a core. Our evaluation showed that this optimiza-
tion does not provide performance benefit to update heavy
benchmarks like K-Means, Key-Value store and BFS. How-
ever, for Page Rank, where a lot of CData is only read and
never updated, the dirty merge optimization was able to re-
duce the number of merges performed by 24X compared to
a CCache implementation without the optimization
7. RELATED WORK
Several areas of prior work relate to CCache. Section 2
discussed explicit data duplication and reductions. This sec-
tion discusses recent work on COUP [42] and then discuss
work on: (1) combining parallel updates; (2) expansion and
privatization; and (3) speculation, including transactions.
The closest prior work to CCache is COUP[42], which
uses commutativity to reduce data movement. COUP ex-
tends the coherence protocol to support commutativity and
supports a small, fixed set of operations in hardware. While
similar, CCache differs significantly. CCache is more flex-
ible, allowing programmer-defined, software commutative
operations. In contrast, COUP supports a fixed set of hard-
ware commutative operations only. This key difference makes
CCache more flexible and broadly applicable than COUP.
Section 6 evaluates CCache’s flexibility with a spectrum of
merge types. Additionally, COUP requires coherence proto-
col changes and CCache does not. In CCache, COps never
generate outgoing coherence requests, and are never the sub-
ject of incoming requests; CData lines need no coherence
actions and non-CData remain coherent as usual. Lastly,
COUP cannot exploit CCache’s merge-on-evict optimiza-
tion because COUP does not get information from the pro-
grammer (i.e., soft_merge vs. merge).
7.1 Combining Independent Parallel Updates
Prior systems supported combining the result of indepen-
dent executions of dependent operations. Parallel prefix [22]
computations broke dependences by recursively decompos-
ing operations and later combining partial results, similar to
how CCache merges updates.
Commutativity analysis [32] identifies and parallelizes com-
mutative regions of code, inserting code to combine com-
mutative partial results. CCache draws inspiration from this
work, but differs considerably, allowing arbitrary, programmer-
defined merge functions and targeting hardware.
Commutative set [30] is a language that allows specify-
ing commutative code blocks. A compiler can then produce
code that executes commutative blocks in parallel, serializ-
ing them on completion. The main distinction from CCache
is that CCache’s parallelization is on-demand and avoids the
need for compiler analysis by using hardware support.
Concurrent revisions [11, 12] followed the tack of com-
mutativity analysis, promoting an execution model that al-
lows a software thread to operate on a copy of a shared data
structure. The central metaphor of this work is “memory
as version control”. The system resolves conflicting parallel
updates with a custom merge function. This work’s execu-
tion model was motivational for CCache’s use of duplication
and merging. A key difference is that CCache uses architec-
ture, requiring very few software or compiler changes.
RetCon [9] operates on speculative parallel copies of data
in transactions. When transactions conflict, RetCon avoids
rollback by symbolically tracking updated values. Applying
an update derived from symbolic tracking is like CCache’s
use of a merge function to combine partial results. What
differs is that symbolic tracking is limited in the types of
merges it can perform. RetCon cannot perform merges that
cannot be represented with the supported, symbolic, arith-
metic expressions. CCache’s permits general merge func-
tions and does not incur the cost of speculation.
Symple [31] automatically parallelizes dependent opera-
tions to user-defined data aggregations, also using symbolic
expressions. Symple treats unresolved dependences as sym-
bolic expressions, eventually resolving them to concrete val-
ues. Like Symple, CCache allows manipulating shared data
and merging partial results. CCache differs in its use of ar-
chitecture and lack of need for symbolic anlaysis, which is
likely to be complex in hardware.
7.2 Duplication, Expansion, and Privatization
Other techniques looked at automatic software paralleliza-
tion using expansion [29, 41], data duplication and reduc-
tions [15, 16, 28, 18], and privatization [38].
Expansion makes copies of scalars [29], data structures [41],
and arrays [38], allowing threads to manipulate independent
replicas. Expansion, especially of large structures, is like
duplication in our evaluation 6. Expansion risks excessive
cache pressure, especially in the single-machine, in-memory
workloads that we target.
Data duplication and reduction has wide-spread adoption
in parallel frameworks [15, 16, 28, 18]. These systems focus
on scaling to big data and large numbers of machines, un-
like CCache, which does not require a language framework,
instead leveraging hardware to avoid static duplication.
Copy-on-Write (CoW) techniques [5, 3, 6] privatize data,
duplicating at updates. CCache differs considerably, not re-
quiring allocation or memory remapping for copies. Fur-
thermore, CCache supports arbitrary merging, instead of or-
dered, last-write-wins updating.
7.3 Speculative Privatization
A class of techniques use speculation to parallelize ac-
cesses to shared data. Speculation increases parallelism, but
has high software overheads and hardware complexity.
Software [17] and hardware transactions [2] buffer up-
dates (or log values) and threads compute independently on
shared data. Mis-speculation aborts and rolls back updates,
re-executing to find a conflict-free serialization. The simi-
larity to CCache is that transactional threads manipulate iso-
lated values. However, transactions abort work on a conflict,
rather than trying to produce a valid serialization. By con-
trast, CCache’s merge function aggressively finds a serial-
ization, despite conflicts.
Both speculative multithreading [20, 37, 36] and bulk spec-
ulative consistency [19, 13, 39, 8] are transaction-like exe-
cution models that continuously dynamically duplicate data,
enabling different threads to operate on duplicates in paral-
lel. Like most other transactions work, these efforts primar-
ily roll back work when the system detects an access to the
same data in different threads. In contrast, CCache merges
manipulations of shared data in different threads.
Prior work on TMESI [33] also modified the coherence
protocol to support programmable privatization for transac-
tions. CCache also offers a form of programmable privatiza-
tion, but differs in several ways. CCache does not require a
large number of additional coherence protocol states to han-
dle privatized data. CCache has only a single “state” – the
CCache bit – because it privatizes commutatively updated
data only, and those data are kept coherent by merging. Un-
like TMESI, CCache avoids the cost of speculation, provid-
ing atomicity at the granularity of cache lines only, not trans-
actional read and write sets. Moreover, CCache is applicable
to lock based code, while TMESI is specific to transactions.
8. CONCLUSIONS AND FUTURE WORK
We presented CCache, a system that improves the per-
formance of parallel programs using on-demand data du-
plication. CCache improves the performance of accesses
to memory that are commutative. Leveraging the fact that
commutative operations can execute correctly in any order,
CCache allows each core to operate on involved data in-
dependently, without coherence actions or synchronization.
Merging combines cores’ independently computed results
with memory, producing a consistent, coherent final memory
state. Our evaluation showed that CCache considerably im-
proves the performance of several important applications, in-
cluding clustering, graph processing, and key-value lookups,
even earning a performance improvement over a system with
twice the amount of L3 cache. The future for CCache goes
in two directions. First, leveraging other high-level proper-
ties, such as approximability, to extend its benefits to pro-
grams with non-commutative operations. Second, we en-
vision CCache-like support to remediate conflicts between
commutative operations in conflict-checking parallel execu-
tion models [23, 7, 25].
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